Unconventional Methodology for Crafting Nano-Scale SOI-Based Devices Tailored for 5GMillimeter Wave Implementations
Abstract
Keywords
Full Text:
PDFReferences
Agar Juneja, Rajendra Pratap, Rajnish Sharma. Semiconductor technologies for 5G implementation atmillimeter wave frequencies – Design challenges and current state of work. Eng Sci Technol, an Int J. 2020 Jul; 24(1): 205–217.
Cihat Shekhar, Tahir Ganeswar M, Turget Ozturk. A Review of Millimeter Wave Communication for 5G. 2018 2nd International Symposium on Multidisciplinary Studies and Innovative Technologies(ISMSIT). 2018 Oct; 1–5.
Robert Dennard. The Impact of Dennards scalling theory. IEEE Solid State Circuit Society news. 2007; 12(1): 1–86.
Ramraj Dangi, Parveen Lalwani, Chaudhari G, Paou G. Study and investigation on 5G technology: A systematic review. Sensors 2022; 22(1): 26.
Gayatri Chittimoju, Usha Devi Yalavarthi. A Comprehensive Review on Millimeter Waves Applications and Antennas. J Phys: Conf Ser. 2021; 1804: 012205.
Kiani A, Ansari N. Edge computing aware NOMA for 5G networks. IEEE Internet Things J. 2018; 5(2): 1299–1306. [Google Scholar] [CrossRef]
Belestra F, Cristoloveanu S, Benachair M, Birani J, Elewa T. Double gate Silicon-on-insulator transistor with volume inversion: a new device with greatly enhanced performance. IEEE Electron Dev Lett. 1987; 8(9): 410–2.
Abhinav Kranti, Armstrong GA. Engineering source/drain extension regions in nanoscale double gate SOI MOSFETs: analytical model and design consideration. Solid-state Electron. 2006; 50(3): 437–447.
Abhinav Kranti, Chung TM, Flandre D, Raskin JP. Laterally asymmetric channel engineering in fully depleted SOI-MOSFETs for high performance analog applications. Solid state Electron. 2004; 48(6): 947–59.
Yang-Kyu Choi, Kazuya Asano, Nick Lindert, Vivek Subramanian. Ultrathin-body SOI MOSFET for deep-sub-tenth micron era. IEEE Electron Dev Lett. 2000 May; 21(5): 254–255.
Deshpande HV, Cheng B, Woo JCS. Channel engineering for analog device design in deep submicron CMOS technology for system on chip applications. IEEE Trans Electron Devices. 2002 Sep; 49(9): 1558–1565.
Narasimhulu K, Sharma DK, Rao VR. Impact of lateral asymmetric channel doping on deep submicron mixed-signal device and circuit performance. IEEE Trans Electron Devices. 2003 Dec; 50(12): 2481–2489.
Silvaco. (2019). TCAD - Device simulation. [Online] Available from: https://silvaco.com/tcad/ victory-device-3d/.
Antonio Cerdeira, Alemán Miguel A, Marcelo Antonio Pavanello, João Antonio Martino, Laurent Vancaillie, Denis Flandre. Advantages of the graded-channel SOI FD-MOSFET for application as a quasi-linear resistor. IEEE Trans Electron Devices. 2005 May; 52(5): 967–972.
Wei Ke, Xu Han, Bojuan Xu, Xiaoyan Liu, Xinan Wang, Tianyi Zhang, Ruqi Han, Shengdong Zhang. Source/drain series resistances of nano-scale ultra-thin-body SOI MOSFETs with undoped or very-low-doped channel regions. Semicond Sci Technol. 2006; 21(10): 1416–1421.
Indra Vijay Singh, Alam MS. Analog/RF performance investigation of nanoscale gate-underlap single and double gate silicon-on-insulator MOSFETs with high-k stack on spacer. J Nanoelectron Optoelectron. 2015; 10(6): 790–794.
Pavanello MA, Martino JA, Dessard V, Flandre D. An asymmetric channel SOI- nMOSFET for reducing parasitic effects and improving output characteristics. Electrochem Solid-State Lett. 2000; 3(1): 50–52.
Indra Vijay Singh, Alam MS. Quantum effects investigation in 20 nm gate underlap SOI MOSFET for millimeter wave applications. Nanosci Nanoeng. 2015; 3(2): 19–24.
Pavanello MA, Martino JA, Flandre D. Comparison of analog performance in conventional and graded-channel fully depleted SOI MOSFETS. In XV Int Conf on Microelectronics and Packaging. 2000 Sep; 67–71.
Taur Y, Wann CH, Frank DJ. 25 nm CMOS Design consideration. International Electron Devices Meeting 1998. Technical Digest (IEDM Tech Dig) (Cat. No.98CH36217), San Francisco, CA, USA. 1998; 789–792.
Vanacailly L, Kilchytska V. Influence of halo implantation on analog performance and comparison between bulk, partially –depleted and fully depleted MOSFETs. IEEE SOI conference. 2002; 161– 163.
Auth CP, Plummer JD. Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs. IEEEElectron Dev Lett. 1997; 18(2): 74–6.
Indra Vijay Singh, Alam MS, Armstrong GA. GHz Range Frequency Characterization of Moderately Inverted sub-100nm Gate Underlap SOI-MOSFETs. J Nanoelectron Optoelectron, American Scientific Publishers. 2016 Aug; 11(4): 514–522.
DOI: https://doi.org/10.37591/jonsnea.v13i2.1465
Refbacks
- There are currently no refbacks.